





































LAPAS: A SiGe Front End Prototype for 
the Upgraded ATLAS LAr Calorimeter
Mitch Newcomer  
On Behalf of the ATLAS LAr Calorimeter Group*
*Special Acknowledgment of the significant contributions of Emerson Vernon, 
Sergio Rescia (BNL) and Nandor Dressnandt (Penn) to this work.
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FEE Design Constraints / Goals for a LAr






•Dynamic energy range: 20MeV - 2 TeV, 
•Good energy resolution
•Minimize Pileup
Drift time 400ns. 
Signal  25ns rise (1nF 25Ω rin), 400ns fall.   
Readout Dynamic  Range  ~16 Bits









FEE  Rad Tolerance TID~ 300Krad,    
Neutron Fluence ~1013 n/cm2
Zin =Z0




*SiGe technology was first introduced to the HEP community by John Cressler :
Assessing SiGe HBT Technology For Front-end Electronics Applications
5th International Meeting on Front-end Electronics Snowmass, CO, June 2003
Strained Lattice (Si-Ge)
• Epitaxial Ge film in base layer.
• Increases base emitter band gap for holes.
• Improves Radiation Tolerance.
• Reduces recombination in the base.
• Increases mobility ? High ft
• Excellent Low temp gain stability.
• Allows higher doping in base.
Lowers rbb’
*EDN   9/18/2008  credited to IBM
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IBM 8WL SiGe BiCMOS
Pro’s
– Excellent Bipolar Analog performance.  Possible to use Vdd > 5V
– Excellent radiation hardness well beyond requirement. 
– IBM support for the foreseeable future  ( > 5 years)
– CMOS Digital Libraries in use for other CERN projects should be available for use 
with these BiCMOS processes.
– 8WL  is the least expensive 130nm SiGe bipolar process available from IBM.
Con’s
– No PNP’s. Must use PMOS. 
– Complex process design rules.  
– Potential increased (npn) SEU susceptibility compared with 8HP
– More complex process than CMOS which has a significant cost premium.   
(May be reduced as competitive processes come online.) 
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FEE LAr Signal Processing  





Shaping Primarily dependent on ASIC Passive elements
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Predicted Precision of SiGe Process 
Passive Shaping Elements










4.5 4.6 4.7 4.8 4.9 5 5.1 5.2 5.3 5.4 5.5 5.6 5.7
Capacitance ( Target =5pF)
RMS Variation 3.3%










































































































































Calculated Shaper Signal Variation














Amplitude Variation CR-(RC)2 MC  run






























Amplitude  Arb Units
RMS Variation 3.5%
? May not be necessary to tune each channel to stay within a 5% 
Channel to Channel gain requirement for trigger sums. 
Due to Spread in  Passive Shaping Elements
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Real  Zin Transfer Function
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Calculated Preamp and Shaper Noise Contributions
(Preamp  ENI = 66.4nA)
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Input Referred  Preamp Noise 
Contribution  (Calculated)
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Prototype Shaper Design Goals
• 2.2nV / √Hz ( Adds 10% to Preamp noise)*
• 15 - 16 bit Dynamic range, Less than .1% INL*
(Necessary to use Dual or Triple ranges)
• Low Power  100 – 200 mW*
• Part to part amplitude variation  < 5%


































Open Loop Response 
Layout Extracted AC OPAmp





4 Preamps, 2 Shapers (1X &10X)
Gain X10















































LAPAS: Liquid Argon PreAmplifier Shaper   









Measurements with Hand Wired Board
Handiwork of Godwin Mayers, Penn
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1V  Shaper tests
Shaper  input
Shown =  5:1Atten
Preamp V? I = 5.1k 
AC coupled
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Out A – Out B
37ns Peaking time
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1X and 10X Shaper Output #2
10X1X
14.1mV  and 153mV   peak    38ns Rise
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Measured RMS Deviation  (0-300mV input)  0.03 %
2% NL @ 450mV input
Design Range  0 - .3V input
LAPAS  ASIC   Automated Linearity Measurement




























INL = .05% over 300mV range
LAPAS  ASIC   Automated Linearity Measurement
Using AFG3252   &   MSO4401
Shaper Input Signal
LAPAS Shaper Output
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Measured RMS Deviation  (0-3V input)  0.04 %
1X Sett
ings









































Shaper Uniformity across all tested Chips
Distribution of 10X Shaper Amplitudes 












































































































Distribution of 1x Shaper Ampilitudes 







































RMS Deviation      (18 chips) = 5mV RMS Deviation      (17 chips*) = 1.8mV
* Chip #16 removed
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Gamma Irradiation
BNL source used to irradiate 3 LAPAS ASIC’s to 1MRad in three steps
Chip 8 Shaper Post Irradiation Measurements












0 0.2 0.4 0.6 0.8 1
input (v)
10x out 4 before
10x out 4 after 200k
10x out 4 after 500k 
1x out 3 before
1x out 3 after 200k
1x out 3 after 500k
10x out 1 after 200k
10x out 1 after 500k
1x out 2 after 200k
1x out 2 after 500k
10x out 4 after 1000k
1x out3 after 1000k
10x out1 after 1000k





















in 500Krad gain not 
inconsistent with 
change in pulser 
shape or amplitude. 
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Conclusions With Hand Wired Prototype
• DC results very close to Simulations.  
– Transfer gain ( Vout / Iin)   Measure 5.1K    Nominal Sim 5.2K
– Peaking time  37ns  as predicted. 
• Preamp Transient response Good Ch 3,4 .
? Need to understand Ch1, Ch2 oscillation. 
• No Shaper Control Tuning reqd.
• Shaper Transient response, Good. 
• Common Mode Auto-Tracking Excellent.
• Meas. Shaper Noise (10x)    ~130uV of 3V Output range.
ENI ~ 34nA ( 11%  of total noise )
• Integral Non Linearity   ? Less than .1% over  FS  1X and 10X
• Dynamic Range ? As Designed.
• Ch to Ch uniformity  ? Better than 5% across 17 tested ASIC’s.
• Shaper Power = 26.2mA*5V = 130 mW (combined 1X , 10X channel)
• No significant concerns about first Ionizing Radiation results.
TWEPP '09 30
Next Steps for Prototype Evaluation
• PC Board being Stuffed ? Reduce hookup 
parasitics to improve testability of preamp.  
• Test Preamp with existing LAr FEE.
• Preamp / Shaper tests with Prototype ADC. 






1nF Detector Capacitance Preamp and 10X Shaper
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Preamp and Shaper Response 
with 0  and  1nF Input Capacitance
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Extracted Netlist Simulation





• Low Power   ~20mW
• Very Linear .2% over 2V output Range
• Low component Count
• Noise  ~15nV/ √Hz,   Too High for LAr













Extracted Netlist (no  1nF Detector Capacitance)
~3% R
MS
Ampl
itude
Variat
ion
65mV  ?
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